`timescale 1ns/1ns
module clock #(
    parameter clk_period = 20
) (
    output reg clk
);
    initial begin
        clk = 1'B0;
        forever begin
            #(clk_period/2) clk = ~clk;
        end
    end
endmodule
